Difference between revisions of "Hardware FAQ"

From PhatHack Wiki
Jump to navigation Jump to search
 
(24 intermediate revisions by 4 users not shown)
Line 1: Line 1:
  +
[[Category:FAQ]]
  +
[[Category:Specs]]
 
This page gathers all kinds of information we know about the PB hardware
 
This page gathers all kinds of information we know about the PB hardware
 
 
Line 7: Line 9:
 
* 2x 16550 UART (serial)
 
* 2x 16550 UART (serial)
 
* LCD display controller
 
* LCD display controller
* [http://www.cirrus.com/en/pubs/proDatasheet/EP7312-5.pdf Datasheet]
+
* [http://www.cirrus.com/en/pubs/proDatasheet/EP7312_F1.pdf Datasheet]
 
* [http://www.cirrus.com/en/pubs/manual/ep73xx_um-f.pdf User's Guide]
 
* [http://www.cirrus.com/en/pubs/manual/ep73xx_um-f.pdf User's Guide]
 
 
Line 13: Line 15:
 
* [http://www.8052.com/ 8052]
 
* [http://www.8052.com/ 8052]
 
* 24MHz
 
* 24MHz
  +
* [[8052 Specs]]
 
* Headunit interfacing
 
* Headunit interfacing
* [http://www.winbond-usa.com/products/winbond_products/pdfs/8-bit/W78E516Bh.pdf Datasheet (Winbond W78E516B)]
+
* [http://www.winbond-usa.com/products/winbond_products/pdfs/8-bit/W78E516Bk.pdf Datasheet (Winbond W78E516B)]
  +
* [http://www.8052.com/chips.phtml?Chip=3276 Winbond Chip Specs at 8052.com]
 
 
 
= D/A-Converter =
 
= D/A-Converter =
* [http://www.winbond-usa.com/products/winbond_products/pdfs/8-bit/W78E516Bh.pdf Cirrus Logic CS4341]
+
* Cirrus Logic CS4341
 
* 16-bit
 
* 16-bit
* [http://www.cirrus.com/en/pubs/proDatasheet/CS4341_F3.pdf Datasheet]
+
* [http://www.cirrus.com/en/pubs/proDatasheet/CS4341_F4.pdf Datasheet]
  +
 
  +
or
  +
  +
* Burr-Brown/TI PCM1748E (U7)
  +
* 24-bit/96kHz
  +
* [http://www-s.ti.com/sc/ds/pcm1748.pdf Datasheet]
  +
 
= IDE interface controller =
 
= IDE interface controller =
 
* XILINK XC9572XL
 
* XILINK XC9572XL
Line 27: Line 37:
 
 
 
= Flash ROM =
 
= Flash ROM =
* ST Micro M29W200BB
+
* ST Micro M29W200BB (Flash ID 0020 0057)
 
* 2 MBit
 
* 2 MBit
 
* Automotive grade
 
* Automotive grade
 
* [http://us.st.com/stonline/books/pdf/docs/6616.pdf Datasheet]
 
* [http://us.st.com/stonline/books/pdf/docs/6616.pdf Datasheet]
  +
 
  +
or
  +
  +
* AMD AM29LV200BB-90EC (Flash ID 0001 22BF)
  +
* 2 MBit
  +
* Commercial grade (0-70 degC)
  +
* [http://never.net/files/21521d3.pdf Datasheet]
  +
  +
or
  +
  +
* Fujitsu MBM29LV200BC (Flash ID 0004 22BF)
  +
* [http://pdf.alldatasheet.com/datasheet-pdf/view/61825/FUJITSU/MBM29LV200BC-90PFTR.html Datasheet]
  +
  +
or
  +
  +
* Fujitsu MBM29LV400BC (Flash ID 0004 22BA)
  +
* [http://pdf.alldatasheet.co.kr/datasheet-pdf/view/61839/FUJITSU/MBM29LV400BC-70PCV.html Datasheet]
  +
* Note: This is a 4 megabit chip, whereas all of the other ones are 2 megabit -- but it doesn't seem to matter...
  +
  +
or
  +
  +
* Silicon Storage Technology (SST) SST39VF200A (Flash ID 00BF 2789)
  +
* [http://www.sst.com/downloads/datasheet/S71117.pdf Datasheet]
  +
  +
  +
== Connection to CPU ==
  +
  +
The flash chip is connected to the ARM CPU for only 16 bit accesses (the nBYTE pin on the flash appears to be shorted to Vcc).
  +
  +
Flash address lines A[0:14], A[15] are connected to CPU address lines A[2:16], A[1]. A[0] on the CPU is not connected to the flash, thus also preventing byte-wise access.
  +
  +
The data lines appear to be connected straight-through.
  +
 
= Complex Programmable Logic Device (CPLD) =
 
= Complex Programmable Logic Device (CPLD) =
 
* XCR5032C
 
* XCR5032C
 
* [http://www.nalanda.nitc.ac.in/industry/appnotes/xilinx/documents/partinfo/ds046.pdf Datasheet] (VQFP package)
 
* [http://www.nalanda.nitc.ac.in/industry/appnotes/xilinx/documents/partinfo/ds046.pdf Datasheet] (VQFP package)
 
* [http://www.xilinx.com/xlnx/xebiz/designResources/ip_product_details.jsp?key=DS-ISE-WEBPACK SDK]
 
* [http://www.xilinx.com/xlnx/xebiz/designResources/ip_product_details.jsp?key=DS-ISE-WEBPACK SDK]
  +
 
  +
= Power Regulator =
  +
* TDA3681J : Multiple voltage regulator with switch and ignition buffer [PHILIPS]
  +
* [http://pdf.alldatasheet.com/datasheet-pdf/view/94044/PHILIPS/TDA3681J.html Datasheet]
  +
  +
The pins go from 1 to 17 from left to right as you're looking from the inside of the phatbox towards the back.
  +
  +
== Constant Power Pins ==
  +
  +
* Pin 13 is ground
  +
* Pin 15 (Regulator 2) should be 5V. This powers the microcontroller.
  +
  +
These pins should be on at least when the ignition is on, but don't require the head unit to be "on."
  +
  +
== Switched Power Pins ==
  +
  +
* Pin 4 (Regulator 4) is 3.3V, This is the supply for the ARM, SDRAM, Flash, etc. (Enable input is pin 9.)
  +
* Pin 2 (Regulator 3) is 5V (Enable input is pin 10.)
  +
* Pin 1 (Regulator 1) is 8.5V, and I'm not sure it gets used for anything (it might not even be enabled, I haven't checked) (Enable input is pin 10.)
  +
  +
The regulators that supply the power on these pins are controlled by the 8051 and are only on when the PB is powered-up by the head unit.
  +
 
= PCB Layout (Photos) =
 
= PCB Layout (Photos) =
* [http://www.phathack.com/phatbox.jpg Front]
+
* [http://downloads.phathack.com/sbingner/images/c710-front.jpg Keg C710 Front]
* [http://www.phathack.com/phatbox-back.jpg Back]
+
* [http://downloads.phathack.com/sbingner/images/c710-back.jpg Keg C710 Back]
* [http://phatnoise.savageguild.com/keg1-02.jpg Keg CX910 Front]
+
* [http://downloads.phathack.com/sbingner/images/cx910-front.jpg Keg CX910 Front]
* [http://phatnoise.savageguild.com/keg1-03.jpg Keg CX910 Back]
+
* [http://downloads.phathack.com/sbingner/images/cx910-back.jpg Keg CX910 Back]
   
 
= PCB Jumpers =
 
= PCB Jumpers =
  +
== JP1 ==
  +
* JP1 -- Power-on jumper?
  +
* The center pin of this 3-pin block is connected to pins 9 and 10 of the voltage regulator -- that is to say, applying power to it causes the rest of the box to turn on.
  +
* The box will not boot with no jumper.
  +
* Some have had luck getting an apparently "dead" PhatBox to respond by either switching the jumper to its other position, or even just removing it and reinstalling it, while power was applied to the unit.
  +
 
== JP5 ==
 
== JP5 ==
 
* JP5 -- XILINX 9572XL - JTAG
 
* JP5 -- XILINX 9572XL - JTAG
Line 60: Line 129:
 
 
 
== JP8 ==
 
== JP8 ==
  +
'''This is JP4 on the C710 board'''
 
* JP8 -- ARM UART1 (SERIAL PORT!!!)
 
* JP8 -- ARM UART1 (SERIAL PORT!!!)
 
** Pin 1 > board power
 
** Pin 1 > board power

Latest revision as of 19:37, 27 January 2009

This page gathers all kinds of information we know about the PB hardware

CPU

Microcontroller

D/A-Converter

or

  • Burr-Brown/TI PCM1748E (U7)
  • 24-bit/96kHz
  • Datasheet

IDE interface controller

Flash ROM

  • ST Micro M29W200BB (Flash ID 0020 0057)
  • 2 MBit
  • Automotive grade
  • Datasheet

or

  • AMD AM29LV200BB-90EC (Flash ID 0001 22BF)
  • 2 MBit
  • Commercial grade (0-70 degC)
  • Datasheet

or

  • Fujitsu MBM29LV200BC (Flash ID 0004 22BF)
  • Datasheet

or

  • Fujitsu MBM29LV400BC (Flash ID 0004 22BA)
  • Datasheet
  • Note: This is a 4 megabit chip, whereas all of the other ones are 2 megabit -- but it doesn't seem to matter...

or

  • Silicon Storage Technology (SST) SST39VF200A (Flash ID 00BF 2789)
  • Datasheet


Connection to CPU

The flash chip is connected to the ARM CPU for only 16 bit accesses (the nBYTE pin on the flash appears to be shorted to Vcc).

Flash address lines A[0:14], A[15] are connected to CPU address lines A[2:16], A[1]. A[0] on the CPU is not connected to the flash, thus also preventing byte-wise access.

The data lines appear to be connected straight-through.

Complex Programmable Logic Device (CPLD)

Power Regulator

  • TDA3681J : Multiple voltage regulator with switch and ignition buffer [PHILIPS]
  • Datasheet

The pins go from 1 to 17 from left to right as you're looking from the inside of the phatbox towards the back.

Constant Power Pins

  • Pin 13 is ground
  • Pin 15 (Regulator 2) should be 5V. This powers the microcontroller.

These pins should be on at least when the ignition is on, but don't require the head unit to be "on."

Switched Power Pins

  • Pin 4 (Regulator 4) is 3.3V, This is the supply for the ARM, SDRAM, Flash, etc. (Enable input is pin 9.)
  • Pin 2 (Regulator 3) is 5V (Enable input is pin 10.)
  • Pin 1 (Regulator 1) is 8.5V, and I'm not sure it gets used for anything (it might not even be enabled, I haven't checked) (Enable input is pin 10.)

The regulators that supply the power on these pins are controlled by the 8051 and are only on when the PB is powered-up by the head unit.

PCB Layout (Photos)

PCB Jumpers

JP1

  • JP1 -- Power-on jumper?
  • The center pin of this 3-pin block is connected to pins 9 and 10 of the voltage regulator -- that is to say, applying power to it causes the rest of the box to turn on.
  • The box will not boot with no jumper.
  • Some have had luck getting an apparently "dead" PhatBox to respond by either switching the jumper to its other position, or even just removing it and reinstalling it, while power was applied to the unit.

JP5

  • JP5 -- XILINX 9572XL - JTAG
    • Pin 6 > 9572XL Pin 48 - TCLK
    • Pin 8 > 9572XL Pin 83 - TDO
    • Pin 10 > 9572XL Pin 45 - TDI
    • Pin 12 > 9572XL Pin 47 - TMS

JP6

  • JP6 -- ARM JTAG (No Connector, just pads)
    • Pin 3 > 7312 Pin 125 - nTRST
    • Pin 5 > 7312 Pin 11 - TDI
    • Pin 7 > 7312 Pin 58 - TMS
    • Pin 9 > 7312 Pin 90 - TCLK
    • Pin 11 > 7312 Pin 22 - TDO

JP8

This is JP4 on the C710 board

  • JP8 -- ARM UART1 (SERIAL PORT!!!)
    • Pin 1 > board power
    • Pin 2 > pin18 - PB2 [GPIO port B]
    • Pin 3 > some resistor, hard to trace past.
    • Pin 5 > 7312 Pin 32 - TDX[1]
    • Pin 7 > 7312 Pin 36 - RXD[1]
    • Pin 9 > 7312 Pin 37 - DCD
    • Pin 11 > 7312 Pin 38 - DSR
    • Pin 13 > 7312 Pin 35 - CTS

JP9

  • JP9 -- XILINX 5032C - JTAG
    • Pin 6 > 5032C Pin 26 - TCLK
    • Pin 8 > 5032C Pin 32 - TDO
    • Pin 10 > 5032C Pin 1 - TDI
    • Pin 12 > 5032C Pin 7 - TMS

For connections to the JP arrays you can use either: Molex 87332-1420 or DigiKey WM18078-ND


DMS Cartridge

  • 2.5" Notebook harddisk (9.5mm, "rugged" edition)
  • FAT32 filesystem
  • 2 Partitions (PHTSYS, PHTDATA)